CMOS锁相环 分析和设计pdf电子书版本下载

点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用
种子下载[BT下载速度快] 温馨提示：（请使用BT下载软件FDM进行下载）软件下载地址页 直链下载[便捷但速度慢]   [在线试读本书]   [在线获取解压码]

CMOS锁相环 分析和设计PDF格式电子书版下载

下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。

建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如 BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！

（文件页数 要大于 标注页数，上中下等多册电子书除外）

注意：本站所有压缩包均有解压码： 点击下载压缩包解压工具

1 Introduction 1

1.1 MOTIVATION 1

1.2 SUMMARY OF BOOK 2

1.3 BOOK ORGANIZATION 4

REFERENCES 5

2 Frequency Synthesizer for Wireless Applications 7

2.1 DEFINITION AND CHARACTERISTICS 7

2.2 PHASE NOISE AND TIMING JITTER 8

2.2.1 Phase noise and spurious tone 8

2.2.2 Timing jitter 11

2.3 IMPLEMENTATION OF FREQUENCY SYNTHESIZER 14

2.3.1 Direct analog frequency synthesizer 14

2.3.2 Direct digital frequency synthesizer 15

2.3.3 PLL-based frequency synthesizer 16

2.3.4 DLL-based frequency synthesizer 20

2.3.5 Hybrid frequency synthesizer 21

2.3.6 Summary and comparison of synthesizers 21

2.4 FREQUENCY SYNTHESIZER FOR WIRELESS TRANSCEIVERS 22

2.5 OTHER APPLICATIONS OF PLL AND FREQUENCY SYNTHESIZER 24

REFERENCES 26

3 PLL Frequency Synthesizer 31

3.1 PLL FREQUENCY SYNTHESIZER BASICS 31

3.1.1 Basic building blocks of charge-pump PLL 31

3.1.2 Continuous-time linear phase analysis 34

3.1.3 Locking time 44

3.1.4 Tracking and acquisition 56

3.2 FAST-LOCKING TECHNIQUES 58

3.2.1 Bandwidth gear-shifting 58

3.2.2 VCO pre-tuning 60

3.3 DISCRETE-TIME ANALYSIS AND NONLINEAR MODELING 60

3.3.1 z-domain transfer function and stability analysis 60

3.3.2 Nonlinear dynamic behavior modeling 62

3.4 DESIGN EXAMPLE：2.4GHz INTEGER-N PLL FOR BLUETOOTH 62

REFERENCES 65

4 ∑△ Fractional-N PLL Synthesizer 69

4.1 ∑△ FRACTIONAL-N FREQUENCY SYNTHESIZER 69

4.1.1 ∑△ quantization noise to phase noise mapping 70

4.1.2 ∑△ quantization noise to timing jitter mapping 73

4.2 A COMPARATIVE STUDY OF DIGITAL ∑△ MODULATORS 73

4.2.1 Design considerations 73

4.2.2 Four types of digital ∑△ modulators 74

4.2.3 Summary of comparative study 87

4.3 OTHER APPLICATIONS OF ∑△-PLL 90

4.3.1 Direct digital modulation 90

4.3.2 Frequency-to-digital conversion 91

4.4 MODELING AND SIMULATION OF ∑△-PLL 92

4.5 DESIGN EXAMPLE：900MHz ∑△-PLL FOR GSM 95

REFERENCES 98

5 Enhanced Phase Switching Prescaler 103

5.1 PRESCALER ARCHITECTURE 103

5.1.1 Conventional prescaler 103

5.1.2 Phase switching prescaler 105

5.1.3 Injection-locked prescaler 107

5.1.4 Summary and comparison of prescalers 107

5.2 ENHANCED PHASE-SWITCHING PRESCALER 108

5.3 CIRCUIT DESIGN AND SIMULATION RESULTS 110

5.3.1 Eight 45°-spaced phases generation 110

5.3.2 8-to-1 multiplexer 111

5.3.3 Switching control circuit 112

5.3.4 Asynchronous frequency divider 113

5.4 DELAY BUDGET IN THE SWITCHING CONTROL LOOP 115

5.5 SPURS DUE TO NONIDEAL 45° PHASE SPACING 117

REFERENCES 123

6 Loop Filter With Capacitance Multiplier 127

6.1 LOOP FILTER ARCHITECTURE 127

6.1.1 Passive loop filter 127

6.1.2 Dual-path loop filter 128

6.1.3 Sample-reset loop filter 131

6.1.4 Other loop filter architectures 133

6.1.5 Summary and comparison of loop filters 137

6.2 LOOP FILTER AND CHARGE-PUMP NOISE MAPPING 138

6.3 LOOP FILTER WITH CAPACITANCE MULTIPLIER 141

6.3.1 Third-order passive loop filter 141

6.3.2 Capacitance multiplier 142

6.3.3 Simulation of loop filter with capacitance multiplier 145

6.3.4 Noise consideration 148

REFERENCES 149

7 Other Building Blocks of PLL 151

7.1 VCO 151

7.1.1 LC-VCO 151

7.1.2 Varactor 152

7.1.3 Inductor 155

7.1.4 VCO phase noise 156

7.1.5 Layout 161

7.2 PHASE-FREQUENCY DETECTOR 162

7.3 CHARGE-PUMP 164

7.3.1 Reference spur 164

7.3.2 Charge pump architectures 171

7.4 PROGRAMMABLE DIVIDER 173

7.5 DIGITAL ∑△ MODULATOR 176

7.6 CHIP LAYOUT 176

REFERENCES 178

8 Prototype Measurement Results 183

8.1 PRESCALER MEASUREMENT 183

8.2 LOOP FILTER MEASUREMENT 186

8.3 PLL MEASUREMENT 188

REFERENCES 194

9 Conclusions 195

Appendix 199

Index 213