模拟电路版图的艺术 影印版pdf电子书版本下载

点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用
种子下载[BT下载速度快] 温馨提示：（请使用BT下载软件FDM进行下载）软件下载地址页 直链下载[便捷但速度慢]   [在线试读本书]   [在线获取解压码]

模拟电路版图的艺术 影印版PDF格式电子书版下载

下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。

建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如 BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！

（文件页数 要大于 标注页数，上中下等多册电子书除外）

注意：本站所有压缩包均有解压码： 点击下载压缩包解压工具

1 Device Physics 1

1.1 Semiconductors 1

1.1.1 Generation and Recombination 4

1.1.2 Extrinsic Semiconductors 6

1.1.3 Diffusion and Drift 9

1.2 PN Junctions 10

1.2.1 Depletion Regions 10

1.2.2 PN Diodes 13

1.2.3 Schottky Diodes 15

1.2.4 Zener Diodes 17

1.2.5 Ohmic Contacts 19

1.3 Bipolar Junction Transistors 20

1.3.1 Beta 22

1.3.2 I-V Characteristics 23

1.4 MOS Transistors 24

1.4.1 Threshold Voltage 27

1.4.2 I-V Characteristics 29

1.5 JFET Transistors 31

1.6 Summary 33

1.7 Exercises 34

2 Semiconductor Fabrication 36

2.1 Silicon Manufacture 36

2.1.1 Crystal Growth 37

2.1.2 Wafer Manufacturing 38

2.1.3 The Crystal Structure of Silicon 38

2.2 Photolithography 40

2.2.1 Photoresists 40

2.2.2 Photomasks and Reticles 41

2.2.3 Patterning 42

2.3 Oxide Growth and Removal 42

2.3.1 Oxide Growth and Deposition 43

2.3.2 Oxide Removal 44

2.3.3 Other Effects of Oxide Growth and Removal 46

2.3.4 Local Oxidation of Silicon （LOCOS） 48

2.4 Diffusion and Ion Implantation 49

2.4.1 Diffusion 50

2.4.2 Other Effects of Diffusion 52

2.4.3 Ion Implantation 53

2.5 Silicon Deposition 55

2.5.1 Epitaxy 56

2.5.2 Polysilicon Deposition 58

2.6 Metallization 58

2.6.1 Deposition and Removal of Aluminum 59

2.6.2 Refractory Barrier Metal 60

2.6.3 Silicidation 62

2.6.4 Interlevel Oxide，Interlevel Nitride，and Protective Overcoat 63

2.7 Assembly 64

2.7.1 Mount and Bond 66

2.7.2 Packaging 69

2.8 Summary 69

2.9 Exercises 69

3 Representative Processes 72

3.1 Standard Bipolar 72

3.1.1 Essential Features 72

3.1.2 Fabrication Sequence 73

Starting Material 73

N-Buried Layer 73

Epitaxial Growth 74

Isolation Diffusion 74

Deep-N+ 74

Base Implant 75

Emitter Diffusion 75

Contact 76

Metallization 76

Protective Overcoat 77

3.1.3 Available Devices 77

NPN Transistors 77

PNP Transistors 79

Resistors 81

Capacitors 83

3.1.4 Process Extensions 84

Up-down Isolation 84

Double-level Metal 84

Schottky Diodes 85

High-Sheet Resistors 86

Super-beta Transistors 86

3.2 Polysilicon-Gate CMOS 87

3.2.1 Essential Features 88

3.2.2 Fabrication Sequence 89

Starting Material 89

Epitaxial Growth 89

N-well Diffusion 89

Inverse Moat 90

Channel Stop Implants 90

LOCOS Processing and Dummy Gate Oxidation 91

Threshold Adjust 92

Polysilicon Deposition and Patterning 93

Source/Drain Implants 93

Contacts 94

Metallization 94

Protective Overcoat 94

3.2.3 Available Devices 95

NMOS Transistors 95

PMOS Transistors 97

Substrate PNP Transistors 98

Resistors 98

Capacitors 100

3.2.4 Process Extensions 100

Double-level Metal 100

Silicidation 101

Lightly Doped Drain （LDD） Transistors 101

Extended-Drain，High-Voltage Transistors 103

3.3 Analog BiCMOS 104

3.3.1 Essential Features 104

3.3.2 Fabrication Sequence 106

Starting Material 106

N-buried Layer 106

Epitaxial Growth 106

N-well DiFFusion and Deep-N+ 107

Base Implant 107

Inverse Moat 108

Channel Stop Implants 108

LOCOS Processing and Dummy Gate Oxidation 108

ThresholdAdjust 109

Polysilicon Deposition and Pattern 109

Source/Drain Implants 109

Metallization and Protective Overcoat 110

Process Comparison 110

3.3.3 Available Devices 111

NPN Transistors 112

PNP Transistors 112

Resistors 115

3.4 Summary 115

3.5 Exercises 116

4 Failure Mechanisms 118

4.1 Electrical Overstress 118

4.1.1 Electrostatic Discharge （ESD） 118

Effects 120

Preventative Measures 120

4.1.2 Electromigration 121

Effects 121

Preventative Measures 122

4.1.3 The Antenna Effect 122

4.2 Contamination 124

4.2.1 D 124

Corrosion 124

Effects 124

Preventative Measures 125

4.2.2 Mobile Ion Contamination 125

Effects 125

Preventative Measures 126

4.3 Surface Effects 128

4.3.1 Hot Carrier Injection 128

Effects 128

Preventative Measures 130

4.3.2 Parasitic Channels and Charge Spreading 131

Effects 131

Preventative Measures （Standard Bipolar） 133

Preventative Measures （CMOS and BiCMOS） 137

4.4 Parasitics 139

4.4.1 Substrate Debiasing 140

Effects 140

Preventative Measures 142

4.4.2 Minority-Carrier Injection 143

Effects 143

Preventative Measures （Substrate Injection） 146

Preventative Measures （Cross-injection） 151

4.5 Summary 153

4.6 Exercises 153

5 Resistors 156

5.1 Resistivity and Sheet Resistance 156

5.2 Resistor Layout 158

5.3 Resistor Variability 162

5.3.1 Process Variation 162

5.3.2 Temperature Variation 163

5.3.3 Nonlinearity 163

5.3.4 Contact Resistance 166

5.4 Resistor Parasitics 167

5.5 Comparison of Available Resistors 170

5.5.1 Base Resistors 170

5.5.2 Emitter Resistors 171

5.5.3 Base Pinch Resistors 172

5.5.4 High-Sheet Resistors 173

5.5.5 Epi Pinch Resistors 175

5.5.6 Metal Resistors 176

5.5.7 Poly Resistors 177

5.5.8 NSD and PSD Resistors 180

5.5.9 N-well Resistors 180

5.5.10 Thin-film Resistors 181

5.6 Adjusting Resistor Values 182

5.6.1 Tweaking Resistors 182

Sliding Contacts 183

Sliding Heads 184

Trombone Slides 184

Metal Options 184

5.6.2 Trimming Resistors 185

Fuses 185

Zener Zaps 189

Laser Trims 190

5.7 Summary 191

5.8 Exercises 192

6 Capacitors 194

6.1 Capacitance 194

6.2 Capacitor Variability 200

6.2.1 Process Variation 200

6.2.2 Voltage Modulation and Temperature Variation 201

6.3 Capacitor Parasitics 203

6.4 Comparison of Available Capacitors 205

6.4.1 Base-emitter Junction Capacitors 205

6.4.2 MOS Capacitors 207

6.4.3 Poly-poly Capacitors 209

6.4.4 Miscellaneous Styles of Capacitors 211

6.5 Summary 212

6.6 Exercises 212

7 Matching of Resistors and Capacitors 214

7.1 Measuring Mismatch 214

7.2 Causes of Mismatch 217

7.2.1 Random Statistical Fluctuations 217

7.2.2 Process Biases 219

7.2.3 Pattern Shift 220

7.2.4 Variations in Polysilicon Etch Rate 222

7.2.5 Diffusion Interactions 224

7.2.6 Stress Gradients and Package Shifts 226

Piezoresistivity 227

Gradients and Centroids 229

Common-centroid Layout 231

Location and Orientation 235

7.2.7 Temperature Gradients and Thermoelectrics 236

Thermal Gradients 238

Thermoelectric Effects 240

7.2.8 Electrostatic Interactions 242

Voltage Modulation 242

Charge Spreading 245

Dielectric Polarization 246

Dielectric Relaxation 248

7.3 Rules for Device Matching 249

7.3.1 Rules for Resistor Matching 249

7.3.2 Rules for Capacitor Matching 253

7.4 Summary 257

7.5 Exercises 257

8 Bipolar Transistors 260

8.1 Topics in Bipolar Transistor Operation 260

8.1.1 Beta Rolloff 262

8.1.2 Avalanche Breakdown 262

8.1.3 Thermal Runaway and Secondary Breakdown 264

8.1.4 Saturation in NPN Transistors 266

8.1.5 Saturation in Lateral PNP Transistors 270

8.1.6 Parasitics of Bipolar Transistors 272

8.2 Standard Bipolar Small-signal Transistors 274

8.2.1 The Standard Bipolar NPN Transistor 274

Construction of Small-signal NPN Transistors 276

8.2.2 The Standard Bipolar Substrate PNP Transistor 279

Construction of Small-signal Substrate PNP Transistors 281

8.2.3 The Standard Bipolar Lateral PNP Transistor 283

Construction of Small-signal Lateral PNP Transistors 285

8.2.4 High-voltage Bipolar Transistors 291

8.3.Alternative Small-signal Bipolar Transistors 293

8.3.1 Extensions to Standard Bipolar 293

8.3.2 Analog BiCMOS Bipolar Transistors 294

8.3.3 Bipolar Transistors in a CMOS Process 297

8.3.4 Advanced-technology Bipolar Transistors 299

8.4 Summary 302

8.5 Exercises 303

9 Applications of Bipolar Transistors 306

9.1 Power Bipolar Transistors 306

9.1.1 Failure Mechanisms of NPN Power Trapsistors 307

Emitter Debiasing 307

Thermal Runaway and Secondary Breakdown 309

9.1.2 Layout of Power NPN Transistors 311

The Interdigitated-emitter Transistor 311

The Wide-emitter Narrow-contact Transistor 314

The Christmas-tree Device 315

The Cruciform-emitter Transistor 316

Power Transistor Layout in Analog BiCMOS 317

Selecting a Power Transistor Layout 318

9.1.3 Saturation Detection and Limiting 319

9.2 Matching Bipolar Transistors 322

9.2.1 Random Variations 323

9.2.2 Emitter Degeneration 325

9.2.3 NBL Shadow 327

9.2.4 Thermal Gradients 328

9.2.5 Stress Gradients 332

9.3 Rules for Bipolar Transistor Matching 334

9.3.1 Rules for Matching NPN Transistors 335

9.3.2 Rules for Matching Lateral PNP Transistors 337

9.4 Summary 340

9.5 Exercises 340

10 Diodes 343

10.1 Diodes in Standard Bipolar 343

10.1.1.Diode-connected Transistors 343

10.1.2 Zener Diodes 346

Surface Zener Diodes 347

Buried Zeners 349

10.1.3 Schottky Diodes 352

10.2 Diodes in CMOS and BiCMOS Processes 356

10.3 Matching Diodes 359

10.3.1 Matching PN Junction Diodes 359

10.3.2 Matching Zener Diodes 360

10.3.3 Matching Schottky Diodes 361

10.4 Summary 362

10.5 Exercises 362

11 MOS Transistors 364

11.1 Topics in MOS Transistor Operation 364

11.1.1 Modeling the MOS Transistor 364

Device Transconductance 365

Threshold Voltage 367

11.1.2 Parasitics of MOS Transistors 370

Breakdown Mechanisms 372

CMOS Latchup 375

11.2 Self-aligned Poly-Gate CMOS Transistors 376

11.2.1 Coding the MOS Transistor 377

Width and Length 378

11.2.2 N-well and P-well Processes 379

11.2.3 Channel Stops 381

11.2.4 Threshold Adjust Implants 383

11.2.5 Scaling the Transistor 386

11.2.6 Variant Structures 388

Serpentine Transistors 391

Annular Transistors 391

11.2.7 Backgate Contacts 393

11.3 Summary 396

11.4 Exercises 396

12 Applications of MOS Transistors 399

12.1 Extended-voltage Transistors 399

12.1.1 LDD and DDD Transistors 400

12.1.2 Extended-drain Transistors 403

Extended-drain NMOS Transistors 403

Extended-drain PMOS Transistors 405

12.1.3 Multiple Gate Oxides 405

12.2 Power MOS Transistors 407

Thermal Runaway 407

Secondary Breakdown 408

Rapid Transient Overload 408

MOS Switches versus Bipolar Switches 409

12.2.1 Conventional MOS Power Transistors 410

The Rectangular Device 411

The Diagonal Device 413

Computation of R M 413

Other Considerations 414

Nonconventional Structures 416

12.2.2 DMOS Transistors 417

The Lateral DMOS Transistor 418

The DMOS NPN 420

12.3 The JFET Transistor 422

12.3.1 Modeling the JFET 422

12.3.2 JFET Layout 423

12.4 MOS Transistor Matching 426

12.4.1 Geometric Effects 427

Gate Area 428

Gate Oxide Thickness 428

Channel Length Modulation 429

Orientation 429

12.4.2 Diffusion and Etch Effects 430

Polysilicon Etch Rate Variations 430

Contacts OverActive Gate 431

Diffusions Near the Channel 432

PMOS versus NMOS Transistors 432

12.4.3 Thermal and Stress Effects 433

Oxide Thickness Gradients 433

Stress Gradients 433

Metallization-induced Stresses 434

Thermal Gradients 434

12.4.4 Common-centroid Layout of MOS Transistors 435

12.5 Rules for MOS Transistor Matching 439

12.6 Summary 442

12.7 Exercises 443

13 Special Topics 445

13.1 Merged Devices 445

13.1.1 Flawed Device Mergers 446

13.1.2 Successful Device Mergers 450

13.1.3 Low-risk Merged Devices 452

13.1.4 Medium-risk Merged Devices 453

13.1.5 Devising New Merged Devices 455

13.2 Guard Rings 455

13.2.1 Standard Bipolar Electron Guard Rings 456

13.2.2 Standard Bipolar Hole Guard Rings 457

13.2.3 Guard Rings in CMOS and BiCMOS Designs 458

13.3 Single-level Interconnection 460

13.3.1 Mock Layouts and Stick Diagrams 461

13.3.2 Techniques for Crossing Leads 463

13.3.3 Types of Tunnels 464

13.4 Constructing the Padring 466

13.4.1 Scribe Streets and Alignment Markers 466

13.4.2 Bondpads，Trimpads，and Testpads 468

13.4.3 ESD Structures 471

Zener Clamp 473

Two-stage Zener Clamps 475

Buffered Zener Clamp 476

VcEs Clamp 478

VcEs Clamp 479

Antiparallel Diode Clamps 480

Additional ESD Structures for CMOS Processes 480

13.4.4 Selecting ESD Structures 483

13.5 Exercises 485

14 Assembling the Die 488

14.1 Die Planning 488

14.1.1 Cell Area Estimation 489

Resistors 489

Capacitors 489

Vertical Bipolar Transistors 489

Lateral PNP Transistors 490

MOS Transistors 490

MOS Power Transistors 490

Computing Cell Area 491

14.1.2 Die Area Estimation 491

14.1.3 Gross Profit Margin 494

14.2 Floorplanning 495

14.3 Top-level Interconnection 500

14.3.1 Principles of Channel Routing 501

14.3.2 Special Routing Techniques 503

Kelvin Connections 503

Noisy Signals and Sensitive Signals 504

14.3.3 Electromigration 506

14.3.4 Minimizing Stress Effects 508

14.4 Conclusion 510

14.5 Exercises 510

Appendices 513

A.Table of Acronyms Used in the Text 513

B.The Miller Indices of a Cubic Crystal 516

C.Sample Layout Rules 519

D.Mathematical Derivations 527

E.Sources for Layout Editor Software 532

Index 533